类型 | CPU / Microprocessor |
频率 | 50 MHz |
时钟倍频器 | 2, 3 or 4 |
封装 | 447-pin staggered ceramic PGA |
接口 | SPGA447 |
架构 / 微体系结构 | |
制造工艺 | 1.3 million transistors |
数据位宽 | 64 bit |
浮点单元 | Integrated |
1级缓存大小 | 8 KB direct-mapped code cache, can be expanded to 32 KB 8 KB direct-mapped write-back data cache, can be expanded to 32 KB |
2级缓存大小 | External 128 KB - 4 MB |
Physical memory | 64 GB |
Virtual memory | 2 GB (32-bit mode); 1 TB (64-bit mode) |
Pipeline | 8 stages |
On-chip peripherals |
|
电/热参数 | |
Notes on NEC D30401RJ-50 | |
|